Title:
ELECTRONIC CIRCUIT DESIGN SIMULATOR
Document Type and Number:
Japanese Patent JP3926148
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To accurately simulate dynamic characteristics of three-dimensional ramp electronic device circuit including the area of transistor, wiring section, capacitor, and resistor.
SOLUTION: An electronic device simulator comprises: a three-dimensional ramp device model; a three-dimensional viscoelasticity process simulation model; and a mutually connected material design model. The three-dimensional ramp device element model comprises: a Poisson equation model; an electron continuity equation model; a hole continuity equation; a Maxwell equation model; an eddy-current equation model; and an Ohm's law equation model. The simulator clarifies the three-dimensional characteristics of circuits and determines the circuit characteristics.
Inventors:
Okada Takako
Application Number:
JP2001390195A
Publication Date:
June 06, 2007
Filing Date:
December 21, 2001
Export Citation:
Assignee:
Toshiba Corporation
International Classes:
H01L21/00; H01L21/28; G06F17/50; H01L21/3205; H01L21/82; H01L23/52; H01L29/00; (IPC1-7): H01L21/00; G06F17/50; H01L21/28; H01L21/3205; H01L21/82
Attorney, Agent or Firm:
Kenji Yoshitake
Hidetoshi Tachibana
Yasukazu Sato
Hiroshi Yoshimoto
Yasushi Kawasaki
Hidetoshi Tachibana
Yasukazu Sato
Hiroshi Yoshimoto
Yasushi Kawasaki
Previous Patent: BATTERY
Next Patent: AUTOMATICALLY PACKAGING METHOD AND SYSTEM FOR ROLL- FORMED OBJECT
Next Patent: AUTOMATICALLY PACKAGING METHOD AND SYSTEM FOR ROLL- FORMED OBJECT