Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ERROR AMPLIFICATION CIRCUIT AND SWITCHING REGULATOR
Document Type and Number:
Japanese Patent JP2012156700
Kind Code:
A
Abstract:

To provide an error amplification circuit that enables an external phase compensation capacitance without requiring a larger circuit scale and higher circuit power consumption than an error amplification circuit with a built-in phase compensation circuit, and a switching regulator using the error amplification circuit.

In an error amplification circuit 10a having an integrated circuit 10 including an error amplifier 12 for amplifying and outputting an error between a predetermined reference voltage Vref1 and an input voltage Vfb1 and a current generation circuit 11 for supplying a bias current Ibias1 to the error amplifier 12, the integrated circuit 10 includes a bias current control terminal T1 connected to the current generation circuit 11, and a phase compensation terminal T2 connected to an output terminal T11 of the error amplifier 12 via a phase compensation resistance 14. The error amplification circuit 10a includes a phase compensation capacitance 30 connected to the phase compensation terminal T2 externally to the integrated circuit 10.


More Like This:
JPH06291564CURRENT OUTPUT CIRCUIT AND VARIABLE IMPEDANCE CIRCUIT USING IT
JPS6052608[Title of the Invention] Transistor circuit
Inventors:
GOTO TAKASHI
Application Number:
JP2011013149A
Publication Date:
August 16, 2012
Filing Date:
January 25, 2011
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
RICOH CO LTD
International Classes:
H03G3/10; H02M3/00; H03F3/34
Domestic Patent References:
JP2000267064A2000-09-29
JP2007094540A2007-04-12
JP2005071320A2005-03-17
JP2003086683A2003-03-20
JP2004240646A2004-08-26
JP2005086992A2005-03-31
JP2009290937A2009-12-10
JPH0928077A1997-01-28
JP2010226820A2010-10-07
JPH1138097A1999-02-12
JPH07131243A1995-05-19
JP2009129979A2009-06-11
JP2000307525A2000-11-02
Attorney, Agent or Firm:
Mitsuo Tanaka
Kyousei Tamura
Masahiro Ishino



 
Previous Patent: STEREOSCOPIC IMAGE PROCESSING APPARATUS AND STEREOSCOPIC IMAGE DISPLAY APPARATUS

Next Patent: TRANSMITTER