Title:
ESD PROTECTION NETWORK
Document Type and Number:
Japanese Patent JPH08306873
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To provide ESD protection to an IC having plural Vdd power source by comprising a transient clamp, plural diodes, a bus wherein one end is coupled to a cathode of plural diodes, while the other end is coupled to a transient clamp, and plural power source pads. SOLUTION: With respect to Ndd N190 from plural power sources Vdd 1120 and Vdd 2160, one transient clamp 100 is used to provide a transient current route. A common connection between varying power sources is a bus or Vesd 140, while being connected to each power source through coupling diodes 110, 150, and 191. From an I/O pad or Vdd pad 120, 160, and 190, a current route for transient current is formed as far as a substrate ground 102 through the coupling diodes 110, 150, 191, and Vesd 140, and the transient clamp 100. Thus, an IC having plural Vdd power source is given an ESD protection.
Inventors:
EFUGENII AARU UOORII
CHIYAN TEI NIYUIEN
REIMONDO EI JIYAARU
MAAKU AARU TENISON
CHIYAN TEI NIYUIEN
REIMONDO EI JIYAARU
MAAKU AARU TENISON
Application Number:
JP10079796A
Publication Date:
November 22, 1996
Filing Date:
April 23, 1996
Export Citation:
Assignee:
ROCKWELL INTERNATIONAL CORP
International Classes:
H01L27/04; H01L21/822; H01L27/06; H01L29/861; H03K17/081; H03K17/16; H03K19/003; (IPC1-7): H01L27/04; H01L21/822; H01L27/06
Attorney, Agent or Firm:
Fukami Hisaro (3 outside)
Previous Patent: MOS INPUT PROTECTIVE CIRCUIT
Next Patent: MONOLITHIC HIGH-FREQUENCY INTEGRATED CIRCUIT STRUCTURE AND PREPARATION
Next Patent: MONOLITHIC HIGH-FREQUENCY INTEGRATED CIRCUIT STRUCTURE AND PREPARATION