PURPOSE: To enhance gate-drain (source) breakdown voltage by oxidizing a gate electrode to form an oxide film, removing the oxide film, implanting impurity ions using the gate electrode as a mask, thereby forming a lightly doped drain region and a source region.
CONSTITUTION: A polycrystalline semiconductor gate electrode 3 is formed with a predetermined width on a semiconductor substrate through a gate insulation layer 2 and the surface of the gate electrode 3 is then oxidized to form an oxide film of predetermined thickness. The oxide film 4 is then removed by etching to leave the gate electrode 3 of width L1 which is used as a mask in the implantation of impurity ions thus forming a lightly doped drain and source regions 5, 6 on the semiconductor substrate 1. This method allows formation of an LDDMOS transistor having channel length shorter than that attainable by photolithography for forming the gate electrode 3 while enhancing gate-drain (source) breakdown voltage.
Next Patent: JPS6177149