Title:
FIELD EMISSION TYPE COLD-CATHODE ELEMENT AND DRIVING METHOD THEREOF, AND IMAGE DISPLAY DEVICE USING THE SAME
Document Type and Number:
Japanese Patent JP3293571
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To restrict the generation of fluctuation in the emission current by including a means for controlling the number of electron to be emitted from an emitter while applying the voltage higher than the voltage to be applied to an emitter to a gate electrode.
SOLUTION: In the case where capacity between electrodes 2, 3 is expressed with C1, accumulated charge quantity Q1, Q2 when voltage of an electrode 3 is V1, V2 are expressed with C1.V1, C2.V2. In the case where capacity of an area 4 and a gate electrode 1 is expressed with Ce, accumulated charge quantity Q3 when electrical potential of the area 4 is 0 V with the gate voltage Vg is expressed with Ce.Vg, and accumulated charge quantity Q4 when a difference of the electrical potential between the gate electrode 1 and the area 4 is Vgmin is expressed with Ce.Vgmin. Charge quantity Q to be emitted is expressed by the formula Q=C1(V1-V2)-Ce(Vgmin-Vg). This formula functions when a resistor element 7 is sufficiently larger than the resistance between an electrode 2 and an emitter 5. By reducing the second term on the right side, or increasing the first term it is possible to relatively restrict the influence of the fluctuation in the voltage Vgmin.
Inventors:
Akihiko Okamoto
Application Number:
JP30622698A
Publication Date:
June 17, 2002
Filing Date:
October 28, 1998
Export Citation:
Assignee:
NEC
International Classes:
H01J29/04; G09G3/20; G09G3/22; H01J1/304; H01J3/02; H01J31/12; (IPC1-7): H01J1/304; G09G3/20; G09G3/22; H01J29/04; H01J31/12
Domestic Patent References:
| JP7254383A | ||||
| JP644927A | ||||
| JP7230263A |
Attorney, Agent or Firm:
▲柳▼川 信
Previous Patent: APPARATUS FOR JUDGING TESTING POSSIBILITY OF LOGICAL CIRCUIT BOARD
Next Patent: ASSEMBLED BUILDING
Next Patent: ASSEMBLED BUILDING