Title:
FILL-IN GENERATING METHOD FOR INCOMPLETE LU DECOMPOSITION
Document Type and Number:
Japanese Patent JP3137033
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide a further effective incomplete LU decomposition method with a small storage capacity in a small calculating time.
SOLUTION: The physical phenomenon of an equation to be solved is reflected, and connection strength(i, j) between the (i)th equation and the (j)th equation, connection strength Si(k) of the (k)th variable for the (i)th main variable constituting the (i)th equation, and connection strength Sj(i) of the (i)th variable for the (j)th main variable constituting the (j)th equation are set. At the time of symbolic incomplete LU decomposition, the level of fill-in which is likely to be generated is calculated by using a fill-in level fik(old) of an (i) line (k) column and a fill-in level fji(old) of a (j) line (i) column (a step 110). When the value is less than a threshold value, it is adopted as fill-in, and otherwise, it is abandoned (steps 111 and 112).
Inventors:
Naritaka Kumayo
Application Number:
JP13659197A
Publication Date:
February 19, 2001
Filing Date:
May 27, 1997
Export Citation:
Assignee:
NEC
International Classes:
G06F17/12; G06F17/16; G06F17/50; (IPC1-7): G06F17/12
Other References:
情報処理学会研究報告 Ｖｏｌ．９２，Ｎｏ．８０（１９９２−１０−１５）ｐｐ．２５−３２（ＮＡ−４３−４）
日本応用数理学会論文誌 Ｖｏｌ．２，Ｎｏ．２（１９９２）ｐｐ．１０５−１１８
電子情報通信学会技術研究報告 Ｖｏｌ．９６，Ｎｏ．２５９（１９９６−９）ｐｐ．６１−６８（ＶＬＤ９６−５０）
日本応用数理学会論文誌 Ｖｏｌ．２，Ｎｏ．２（１９９２）ｐｐ．１０５−１１８
電子情報通信学会技術研究報告 Ｖｏｌ．９６，Ｎｏ．２５９（１９９６−９）ｐｐ．６１−６８（ＶＬＤ９６−５０）
Attorney, Agent or Firm:
Masaki Yamakawa
Previous Patent: ベッド用小物置テーブル
Next Patent: ADDRESS TRAP COMPARISON CIRCUIT FACILITATING FAULT VERIFICATION
Next Patent: ADDRESS TRAP COMPARISON CIRCUIT FACILITATING FAULT VERIFICATION