Title:
FLAT ORGANIC ELECTROLYTE BATTERY AND ITS MANUFACTURE
Document Type and Number:
Japanese Patent JP3199060
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To improve the leak resistance and durability by sealing a generating element in a battery case having a ring-like gasket, and locally compressing the gasket by an annular recessed part provided on the periphery of a sealing plate and an annular projection part provided on the part of the case bottom surface located on the outside or inside of the annular recessed part of the sealing plate and protruded upward.
SOLUTION: A case 2 serves also as one electrode terminal, and a generating element is sealed therein through a sealing plate 1 serving also as the other electrode terminal and a basket 3 for insulating and sealing the both. The generating element is formed of a positive electrode body 5 and a negative electrode body 6 arranged opposite to each other through a separator 4, and an electrolyte combined therewith. The sealing plate 1 has a projection part 7 having a main surface protruding outward and a flat peripheral part 8 extending substantially in parallel to the projection part. An annular projection part 10 protruding upward is formed on the bottom periphery of the case 2, and its forming position is displaced to either of the central side and outer side of the case bottom surface to an annular recessed part 9.
Inventors:
Akihiro Sano
Susumu Yamanaka
Takao Uyama
Mitsugu Okahisa
Susumu Yamanaka
Takao Uyama
Mitsugu Okahisa
Application Number:
JP16327999A
Publication Date:
August 13, 2001
Filing Date:
June 10, 1999
Export Citation:
Assignee:
Matsushita Electric Industrial Co., Ltd
International Classes:
H01M2/08; H01M2/02; H01M6/16; (IPC1-7): H01M2/08; H01M2/02; H01M6/16
Domestic Patent References:
| JP8339785A | ||||
| JP5568269U |
Attorney, Agent or Firm:
Fumio Iwahashi (2 others)
Previous Patent: 蓄発電一体装置を搭載した信号機無停電電源システム
Next Patent: LAYOUT METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT
Next Patent: LAYOUT METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT