PURPOSE: To prevent flicker accompanied with the prevention of V jitter by returning the luminance signal of one field to the state of γ=1 and operating an arithmetic means between this signal and a signal of one horizontal period before in this state and applying γ-compensation thereafter so that γ is the original value.
CONSTITUTION: A carrier luminance signal Y11 supplied to an input terminal 11 is supplied to frequency demodulators 24 and 25 through a 1H delay circuit 23 to become the luminance signals Y12 and Y13 of the base band. Signals Y12 and Y13 are returned to the state of γ=1 by degamma circuits 26 and 27 and are supplied to an adding circuit 28 to operate the arithmetic means. Simultaneously, the signal Y13 returned to the state of γ=1 is supplied to a 0.5H delay circuit 29. Outputs of circuits 28 and 29 are selected alternately by a changeover switch 30 at every one vertical scanning period and are outputted after they are subjected to gamma compensation by a gamma circuit 31 so that γ is the original value.
HIROBE HITOSHI
HINO HIROMASA
Next Patent: ANIMATION PICTURE BINARY-CODING DEVICE