Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
FM MODULATION SYSTEM
Document Type and Number:
Japanese Patent JPS56117405
Kind Code:
A
Abstract:

PURPOSE: To improve the stability of frequency, by providing a means to compensate the suppression of modulation caused by a PLL.

CONSTITUTION: The digital adder 28 adds the output of the A/D converter 26 to the frequency setting signal 303 to produce a setting frequency value obtained by adding the frequency equivalent to an amount to be added to the FM modulation to the set frequency by the frquency setting signal 303, and then adds the frequency value to the 1/N variable divider 23. An FM modulation of the frequency less than the cut-off frequency of the closed loop transmission property of a PLL is mainly carried out through the low pass filter 27, A/D converter 26, digital adder 28, 1/N variable divider 23 and PLL. While an FM modulation is carried out for the frequency higher than the cut-off frequency by the signal applied directly to the frequency/voltage variable oscillator 21.


Inventors:
IIDA TOMOYA
Application Number:
JP2110480A
Publication Date:
September 14, 1981
Filing Date:
February 21, 1980
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
H03C3/00; H03C3/09; (IPC1-7): H03C3/00



 
Previous Patent: JPS56117404

Next Patent: MUTING CIRCUIT OF FEEDBACK AMPLIFIER