PURPOSE: To provide a frequency synthesizer circuit in which a frequency pull-in time is short and production of spurious radiation is less.
CONSTITUTION: The circuit includes a voltage controlled oscillator 21 oscillating a high output frequency signal in response to a control voltage, an N1 frequency divider 22 dividing the frequency of the high frequency signal, a reference frequency elimination-frequency setting circuit 23 generating an output signal formed by eliminating pulses from an input signal being a prescribed pulse train at a prescribed time interval and generating a high frequency signal (Fg) obtained by eliminating the pulse train component of the output signal from the high frequency signal (Fh) of the N1 frequency divider 22, an N2 frequency divider 25 dividing the frequency of the high frequency signal at a prescribed frequency division ratio, a phase comparator 28 generating an error voltage in response to a phase difference between a reference signal (Fr) and a high frequency signal (Fm) of the N2 frequency divider 25, a charge pump 29 whose control voltage to be given to the voltage controlled oscillator 21 is a voltage based on the error voltage and a low pass filter 30.
Next Patent: SYSTEM FOR PREVENTING MIS-CONVERSION BY A/D CONVERTER