Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
GAME MACHINE
Document Type and Number:
Japanese Patent JP2014100182
Kind Code:
A
Abstract:

To provide a game machine capable of achieving an RAM clear function and an error release function by a single operation switch 860a without increasing a development cost of a control program.

An operation signal from an operation switch 860a is branched into an RWMCLR signal and an error release signal, and input in a putout control MPU 4120a respectively. Consequently, the operation signal from the operation switch 860a is branched to be input in the putout control MPU 4120a as the RAM clear signal similar to an operation signal from an RAM clear switch that achieves the conventional RAM clear function. The operation signal from the operation switch 860a is branched to be input in the putout control MPU 4120a as the error release signal similar to the operation signal from an error release switch that achieves a conventional error release function.


Inventors:
ICHIHARA TAKAAKI
AKIYAMA MASARU
YAMANO TOMOHITO
EGUCHI KENICHI
Application Number:
JP2012252501A
Publication Date:
June 05, 2014
Filing Date:
November 16, 2012
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
DAIICHI SHOKAI KK
International Classes:
A63F7/02
Domestic Patent References:
JPH119803A1999-01-19
JP2005110957A2005-04-28
JP2011147524A2011-08-04
JP2009077793A2009-04-16
Attorney, Agent or Firm:
Kazushi Imasaki
Hiroto Furuta