Title:
GRAPHIC INFORMATION PROCESSING SYSTEM
Document Type and Number:
Japanese Patent JP2546574
Kind Code:
B2
Abstract:
PURPOSE: To effectively handle a bottle neck phenomenon due to much data generated at the time of using a window and executing graphic processing.
CONSTITUTION: An RISC central processing unit (CPU) 300 is provided with an address bus, an instruction bus and a data bus 32 and a memory device 200 stores or judges an instruction or data through the bus 32. A picture processing part 400 is connected to the address bus and the data bus 32 and executes signal processing so as to display a picture on a picture display device 62 and a network part 500 is connected to the data bus 32 and constituted so as to exchange information between an external host computer and the system.
More Like This:
Inventors:
TEI ZAIKEN
Application Number:
JP14584292A
Publication Date:
October 23, 1996
Filing Date:
June 05, 1992
Export Citation:
Assignee:
SANSEI ELECTRONICS CORP
International Classes:
G06F13/00; G06F3/048; G06F3/14; G06F3/153; G09G5/14; (IPC1-7): G06F3/14; G06F3/153; G06F13/00
Domestic Patent References:
| JP2278475A |
Attorney, Agent or Firm:
Tadahiko Ito (2 outside)
Previous Patent: 振動パーツフィーダにおける防振ゴムの位置決め固定装置
Next Patent: PHASE COMPENSATION OF ELECTROMAGNETIC RESOLVER
Next Patent: PHASE COMPENSATION OF ELECTROMAGNETIC RESOLVER