To avoid or reduce a stall of a module of a pipeline configuration, or to reduce influence of the stall so as to provide a high-speed graphic object processor.
This graphic object processor performing a prescribed process with respect to an attribute of a graphic object so as to form a raster pixel image has: a plurality of processing means performing a plurality of processes related to an arbitrary attribute of the graphic object; and a bus access arbitration means arbitrating bus access from the respective processing means. The bus arbitration means has: a bus interface means transferring bus access requirement from the plurality of processing means to a system bus on the basis of an arbitration result; a state detection means detecting load states of the respective processing means; and a control means executing bus arbitration algorithm on the basis of a detection result by the state detection means, and controlling the bus interface means.
| JPH07160249A | 1995-06-23 | |||
| JPH07134776A | 1995-05-23 | |||
| JP2000259840A | 2000-09-22 | |||
| JPH10240700A | 1998-09-11 |
Shiro Takayanagi
Yasuhiro Otsuka
Shuji Kimura
Next Patent: INFORMATION EXCHANGE SUPPORT METHOD, DEVICE AND PROGRAM