Title:
MOBILE FM MULTIPLEX BROADCASTING RECEIVER
Document Type and Number:
Japanese Patent JPH0653940
Kind Code:
A
Abstract:
PURPOSE: To prevent the destruction of the previous data whose horizontal error correction and CRC check are successful due to a vertical error direction, and to reduce the erroneous recognition rate of a data block and a parity block.
CONSTITUTION: A back-up memory 28 is provided in a work RAM 26 accompanied with a CPU 24. Then, the data whose first horizontal error correction and CRC check succeed are stored in a reception memory 14, and also in the back-up memory 28. And also, the data block and the parity block are identified by using a program number or a page number existing in the upper protocol of the data block in the process of a decoding processing.
More Like This:
| JPS583338 | DIGITAL COMMUNICATION SYSTEM |
| JPS60162336 | SIGNAL DETECTING CIRCUIT |
| JPS60150339 | SUB-SAMPLE VECTOR QUANTIZING DEVICE OF PICTURE |
Inventors:
YAMASHITA SHIYUUGO
MASUMOTO TAKAHIKO
TOMITA YOSHIKAZU
TAKADA MASAYUKI
SAITO MASANORI
KURODA TORU
MORIYAMA SHIGEKI
SAITO TOMOHIRO
ISOBE TADASHI
YAMADA TSUKASA
MASUMOTO TAKAHIKO
TOMITA YOSHIKAZU
TAKADA MASAYUKI
SAITO MASANORI
KURODA TORU
MORIYAMA SHIGEKI
SAITO TOMOHIRO
ISOBE TADASHI
YAMADA TSUKASA
Application Number:
JP20549792A
Publication Date:
February 25, 1994
Filing Date:
July 31, 1992
Export Citation:
Assignee:
SANYO ELECTRIC CO
JAPAN BROADCASTING CORP
JAPAN BROADCASTING CORP
International Classes:
H04B14/04; H04H20/47; H04L1/00; H04H1/00; (IPC1-7): H04L1/00; H04B14/04; H04H5/00
Domestic Patent References:
| JPH043525A | 1992-01-08 |
Attorney, Agent or Firm:
Yoshito Yamada
Next Patent: DATA-SIGNAL COMPENSATION DEVICE USED IN RECEIVER