Title:
撮像装置
Document Type and Number:
Japanese Patent JP7162251
Kind Code:
B2
Abstract:
An imaging device including a semiconductor substrate that includes a first impurity region; a photoelectric converter that is coupled to the first impurity region and that converts light into charges; a capacitor that includes a first terminal and a second terminal, the first terminal coupled to the first impurity region; voltage supply circuitry coupled to the second terminal; a first transistor including the first impurity region as a source or a drain; and control circuitry. The control circuitry is programmed to cause the voltage supply circuitry to supply a first voltage in a first period, and to cause the voltage supply circuitry to supply a second voltage different from the first voltage in a second period continuous to the first period, the first transistor being in on-state in the first period, the first transistor being in off-state in the second period.
Inventors:
Sato Yoshiaki
Shota Yamada
Masashi Murakami
Hirose Hiroshi
Shota Yamada
Masashi Murakami
Hirose Hiroshi
Application Number:
JP2019006947A
Publication Date:
October 28, 2022
Filing Date:
January 18, 2019
Export Citation:
Assignee:
Panasonic IP Management Co., Ltd.
International Classes:
H04N5/369; H01L27/146; H04N5/361; H04N5/374
Domestic Patent References:
| JP2017005435A | ||||
| JP2008252695A | ||||
| JP2016063216A | ||||
| JP2013175951A |
Foreign References:
| WO2014112279A1 |
Attorney, Agent or Firm:
Okuda Seiji
Kita Osamu
Kajitani Mido
Akiko Miyake
Hidetaka Okabe
Toru Kawakita
Yu Tanaka
Shigeyasu Murase
Kita Osamu
Kajitani Mido
Akiko Miyake
Hidetaka Okabe
Toru Kawakita
Yu Tanaka
Shigeyasu Murase
Previous Patent: Entrance handset, entrance handset set and intercom system
Next Patent: AMPLITUDE LIMITING CIRCUIT
Next Patent: AMPLITUDE LIMITING CIRCUIT