Title:
インピーダンス整合回路及びインピーダンス整合方法
Document Type and Number:
Japanese Patent JP7264327
Kind Code:
B2
Abstract:
The present invention discloses an impedance matching circuit and method. The circuit is applied to a power supply circuit of an envelope tracking radio frequency power amplifier. An envelope tracking power supply is connected with a radio frequency power amplifier through a first matching circuit. The envelope tracking radio frequency power amplifier obtains the optimal efficiency by performing matching according to an optimal efficiency load impedance of the envelope tracking power supply and a conjugate impedance of an optimal efficiency load impedance of the radio frequency power amplifier.
Inventors:
Horse army fox
Summer shift
Summer shift
Application Number:
JP2020564703A
Publication Date:
April 25, 2023
Filing Date:
May 26, 2020
Export Citation:
Assignee:
SHAANXI REACTOR MICROELECTRONICS CO., LTD
International Classes:
H03F1/56; H03F1/02; H03H7/38; H04B1/04
Domestic Patent References:
JP2008288977A | ||||
JP2008288769A | ||||
JP2014072543A | ||||
JP2008206106A |
Foreign References:
WO2019176015A1 |
Attorney, Agent or Firm:
Tsubouchi Koji
Previous Patent: WIRE ROD FOR ROLL Wound LEAD WIRE AND METHOD FOR MANUFACTURING LEAD WIRE
Next Patent: TERMINAL SWITCHING DEVICE
Next Patent: TERMINAL SWITCHING DEVICE