To provide an information processor capable of easily preventing the erroneous input and output of data with other data devices from being performed while performing the input and output of the data with one data device while sharing a connection part (connector pin or the like) relating to the input and output of the data with the plurality of data devices.
The information processor is provided with a shared connection part shared for connection with the plurality of data devices and performs data input and output with the plurality of data devices through the shared connection part. The information processor includes: a control means for determining the data device to be the input/output destination of the data input and output and controlling the data input and output with the input/output destination; and an arbitration means for executing arbitration so as not to perform the data input and output with the data devices other than the input/output destination. The control means transmits which data device is the input/output destination to the arbitration means, and the arbitration means executes the arbitration on the basis of the transmitted contents and notifies the control means of the fact that the arbitration is executed.
COPYRIGHT: (C)2008,JPO&INPIT
| JP2002259320 | METHOD FOR AUTOMATICALLY OBTAINING BOARD ADDRESS |
| WO/2019/083792 | MEMORY MODULE WITH PROGRAMMABLE COMMAND BUFFER |
ESUMI HISAFUMI
IMAMURA MUGA
Hideki Hayashida
Next Patent: IMAGE COMPOSITION APPARATUS