Title:
フィルタ回路およびフィルタ回路を含む集積回路
Document Type and Number:
Japanese Patent JP5829829
Kind Code:
B2
Abstract:
A filter circuit includes a plurality of shifting units configured to each store an initial value, receive at least one input signal, and shift the stored value to a next shifting unit in sequence from among the shifting units in response to at least one input signal, and an initial value setting unit configured to set the initial stored values of the shifting units to different sets of initial stored values in response to different filter setting signals, respectively, wherein the different filter setting signals represent respectively different criteria for filtering the at least one input signal, wherein the initially stored values have a first logic value or a second logic value, wherein the filter circuit is configured to activate an output signal when the first logic value is shifted to a selected shifting unit among the plurality of shifting units.
More Like This:
| JP2000253079 | DIGITAL RECEIVER |
| JP2005130283 | MATCHED FILTER CIRCUIT AND CORRELATION CALCULATION METHOD |
| JPH10294646 | SAMPLING RATE CONVERSION DEVICE |
Inventors:
Choi Umirou
Golden dragon
Golden dragon
Application Number:
JP2011088413A
Publication Date:
December 09, 2015
Filing Date:
April 12, 2011
Export Citation:
Assignee:
SK hynix Inc.
International Classes:
H03H17/06
Domestic Patent References:
| JP2007081571A |
Attorney, Agent or Firm:
Patent Business Corporation Saegusa International Patent Office