Title:
INTER-MULTIPROCESSOR SYNCHRONIZING PROCESSING CONTROLLING METHOD, MULTIPROCESSOR SYSTEM AND FAULT TOLERANT SYSTEM
Document Type and Number:
Japanese Patent JPH09134334
Kind Code:
A
Abstract:
To synchronously execute the same processing between plural processing units without increasing the processing load of an operating system.
At the time of outputting start requests for reading out various state information from respective processors 3, 4, processing units 1, 2 respectively collect and enter various state information from the other processing units 2, 1 at the same time through synchronous transmitting/receiving data buses 13, 14 in addition to the state information of their own processing units. State information reedited to a prescribed format common to all the processing units are returned to the processors 3, 4 at the same timing together with the various state information of their own processing units.
More Like This:
Inventors:
NAKANIWA KAZUHIRO
KAYUKAWA SATORU
HAGITANI SADAO
MIYAZAKI YOSHIHIRO
HIUGA KAZUHIRO
EBARA OSAMU
KAYUKAWA SATORU
HAGITANI SADAO
MIYAZAKI YOSHIHIRO
HIUGA KAZUHIRO
EBARA OSAMU
Application Number:
JP29289595A
Publication Date:
May 20, 1997
Filing Date:
November 10, 1995
Export Citation:
Assignee:
HITACHI LTD
HITACHI INF & CONTROL SYST
HITACHI INF & CONTROL SYST
International Classes:
G06F15/16; (IPC1-7): G06F15/16
Attorney, Agent or Firm:
Masami Akimoto
Previous Patent: FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM
Next Patent: PARALLEL PROCESSING SYSTEM
Next Patent: PARALLEL PROCESSING SYSTEM