PURPOSE: To prevent a local nonwiring state by easily correcting the arrangement of blocks for equalizing the congestion of wiring.
CONSTITUTION: This system is provided with an information input means 2 which reads arrangement information and logical connection information on blocks, a virtual wiring map generating means 3 which generates a map for storing virtual wiring paths, a virtual wiring means 4 for virtual wiring, and a congestion calculating and displaying means 5 which registers information on connection relation in coordinates of the map, calculates the congestion of wiring, and displaying a color corresponding to the level. Further, this system consists of an area specifying means 6 which specifies an area of virtual wiring to be improved, a connection relation and display means 7 which detects and displays the connection relation registered in the coordinates and blocks connected in the connection relation, an interactive arrangement correcting means 8 which corrects the arrangement interactively over a look at the overall congestion of wiring, and an arrangement congestion check means 9 which checks whether or not the maximum value of the wiring congestion after the arrangement correction exceeds the maximum value before the arrangement correction.
JPH0225054 | MASTER SLICE LSI |
JPH03108357 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE |
JP6019852 | Semiconductor integrated circuit |