Title:
INTERLOCKED SPEED REFERENCE CIRCUIT IN PROCESS LINE
Document Type and Number:
Japanese Patent JPS5979301
Kind Code:
A
Abstract:
PURPOSE:To obtain a simple, highly accurate and inexpensive interlocked speed reference circuit by doubling speed regulating resistances front and rear. CONSTITUTION:The section 1 analog converts the output of a speed sensor 51 by a speed changer 52 according to speed reference command by line speed reference 11 and a speed regulating resistance DRH112A and checks, and controls a power source unit 54 by a speed controlling circuit 53, and controls the speed of a motor 50. The section 2 adds up speed reference command by the reference 11 and a speed regulating resistance DRH213A and the speed set by another series 12B that interlocks the changer 52 of the section 1 with a resistance 12A, and makes this overall speed reference command. A motor 60 is checked with overall speed reference signal obtained by analog converting output of a speed sensor 61 by a speed changer 62 and operated by controlling a power source unit 64 by a speed controlling circuit 63. Sections 3, 4 are operated in the same way.
Inventors:
ONO HIROTAKA
AOKI YOUICHI
AOKI YOUICHI
Application Number:
JP18815182A
Publication Date:
May 08, 1984
Filing Date:
October 28, 1982
Export Citation:
Assignee:
TOSHIBA KK
TOSHIBA ENGINEERING CO
TOSHIBA ENGINEERING CO
International Classes:
G05B11/32; G05B1/01; H02P5/50; (IPC1-7): G05B1/01; G05B11/32
Attorney, Agent or Firm:
Noriyuki Noriyuki
Previous Patent: A communication control unit, a communication control method, and a terminal unit
Next Patent: JPS5979302
Next Patent: JPS5979302