To provide a laminated ceramic capacitor by which a parasitic inductance is minimized while keeping high capacity even if a size is not made larger or the number of processes is not increased, and which is suitable for decoupling of a high-frequency circuit.
The laminated ceramic capacitor includes a ceramic block comprising a plurality of ceramic sheets laminated, a plurality of external electrodes which are formed on opposite outside faces of the ceramic block and each of which is set to be a positive terminal or a negative terminal, one or more first and second internal electrodes which adjoin in a vertical direction within the ceramic block and in which currents of different directions flow, and a plurality of drawing out patterns which are integrally formed respectively at the first internal electrode and connected to the external electrodes set to be the positive terminal or the negative terminal.
|JP08055754||LAYERED CERAMIC ELECTRONIC PARTS AND MANUFACTURE THEREOF|
|JP2008199047||MOUNTING STRUCTURE OF MULTILAYER CAPACITOR|
Park, Min Cheol
Park, Sang Soo
Shim, Chang Hoon
Hwang, Kyung Nam
Next Patent: CHEMICAL COATING MACHINE AND CHEMICAL COATING METHOD