Title:
Listing of one interconnection protocol for a different interconnection protocol, and/or practical use of a setting mechanism
Document Type and Number:
Japanese Patent JP6080984
Kind Code:
B2
Abstract:
An interconnect architecture device of an aspect includes a processor to generate a transaction that is of a different interconnect protocol than LLI. The interconnect architecture device also includes conversion logic coupled with the processor. The conversion logic is to convert the transaction, which is of the different interconnect protocol than LLI, to an LLI packet. The interconnect architecture device also includes an LLI controller coupled with the conversion logic. The LLI controller is to couple the interconnect architecture device with an LLI link. The LLI controller is to transmit the LLI packet on the LLI link.
More Like This:
| JP2011090372 | BUS SYSTEM HAVING MULTIPLEX BUS |
| JPH0277090 | DISPLAY CONSTITUTION SETTING SYSTEM |
Inventors:
Langanatan, Sridharan
Wag, Mahesh
Wag, Mahesh
Application Number:
JP2015560147A
Publication Date:
February 15, 2017
Filing Date:
February 28, 2013
Export Citation:
Assignee:
INTEL CORPORATION
International Classes:
G06F13/36; G06F13/38
Domestic Patent References:
| JP2008287557A | ||||
| JP2005182818A | ||||
| JP2008518531A |
Foreign References:
| WO2013016345A1 | ||||
| WO2012038546A1 |
Attorney, Agent or Firm:
Longhua International Patent Service Corporation