Title:
LOGIC ARRAY CAPABLE OF BEING CONSTITUTED
Document Type and Number:
Japanese Patent JPH06112444
Kind Code:
A
Abstract:
PURPOSE: To program four independent output macrocells, and to supply an output signal to each bus in an interconnected structure by connecting the input and output of a constitutable logical cell with the bus of the interconnected structure on the four sides of a block. CONSTITUTION: An interconnected structure is composed of nine horizontal buses, to which HBUS1-HBUS9 having nine crossing vertical buses VBUS1- VBUS9 are added. The cross points of the horizontal buses 2-8 and the vertical bus 9 have segment boxes for applying programmable interconnections between each horizontal bus and vertical bus. Similarly, the cross points of the vertical buses 2-9 and the horizontal bus 1 and the vertical bus 9 apply programmable interconnection between the horizontal buses and vertical buses by the segment boxes. Thus, four independent output macrocells can be programmed independently, and an output signal can be applied to each bus in an interconnected structure.
More Like This:
| JPS61139991 | LOGICAL INTEGRATED CIRCUIT DEVICE |
| JP2003016123 | CMOS TAPERED GATE AND SYNTHESIS METHOD |
| JPH08129576 | MASK LAYOUT DESIGNING METHOD FOR SEMICONDUCTOR DEVICE |
Inventors:
OMU PURAKATSUSHIYU AGURAWARU
MAIKERU JIEIMUZU RAITO
MAIKERU JIEIMUZU RAITO
Application Number:
JP9452191A
Publication Date:
April 22, 1994
Filing Date:
April 25, 1991
Export Citation:
Assignee:
ADVANCED MICRO DEVICES INC
International Classes:
H01L21/82; H01L27/118; H03K19/177; (IPC1-7): H01L27/118
Attorney, Agent or Firm:
Hisami Fukami (4 outside)
Previous Patent: Protective-measures structure of a flat bottom cylinder tank
Next Patent: GATE ARRAY DEVICE
Next Patent: GATE ARRAY DEVICE