PURPOSE: To generate not only an internal logic circuit in an LSI but also a buffer cell for connection to the outside at the time of circuit design of the LSI to improve the design efficiency and to generate the LSI having optimum characteristics.
CONSTITUTION: After a network list of the internal logic circuit of the LSI is generated, interface specifications of external interface pins for interface between the LSI and the output which are inputted by a specification input part u1 are described by an LSI external interface specification description part u2. A buffer cell adapted to these specifications is selected by an interface buffer determining part u3 and is inserted between the internal logic circuit in the network list and the external interface pins by a buffer inserting part u4. Thereafter, the circuit is so adjusted by an adjustment part u6 that delay, design rules, and the power consumption inputted by a designer are satisfied.
MIYAMOTO NORIKO
Next Patent: HARDWARE DESCRIPTION DATA INPUT DEVICE AND DESCRIPTION DATA CONVERTER