To reduce the number of evaluating times by executing the evaluating arithmetic processing of a flip-flop regarding it as a flip-flop element which should by evaluated to be a time when the operating condition of the flip-flop element to be an evaluating object is coincident with event information of its synchronizing signal.
When a flip-flop element to be an evaluating object exists in a time, processing equal to or less than the preparing number of an execution process list 102 is executed and it is judged whether an event is generated with respect to a synchronizing signal for controlling the flip-flop element by referring to synchronizing signal variation information of the list 2. When the event is generated in the synchronizing signal by this decision, the variation information is obtained from a signal information table 101. Then, when the variation information of the synchronizing signal is coincident with the operating condition of the flip-flop element, the flip-flop element is regarded as one which should be evaluated to be a time by referring to evaluating arithmetic information 104 and evaluating arithmetic processing of the element is executed.
TOMITA HIROSHI
FUKASE YOSHIHIRO
HOSAKA TERUO
HITACHI INFORMATION TECHNOLOGY
Next Patent: METHOD AND DEVICE FOR ANALYZING ELECTROMAGNETIC FIELD