PURPOSE: To improve the accuracy, by obtaining an area of a logical symbol from an output side head to a prescribed length after detecting the head of a logical symbolic diagram, and recognizing and discriminating the types of the logical symbol from the area.
CONSTITUTION: A picture of a drawing describing a logical symbolic drawing is read and filed in a storage device tentatively. Further, a logical symbolic drawing is read from the storage device, and the drawing is scanned orthogonally to the direction of signal flow in the order of input side along the signal flow direction of the logical symbolic drawing, and cross points of the drawing lines and the interval between cross points are measured. When the cross points reach one point, it is regarded as the detection of the head of the logical symbolic drawing to measure an area S of an area returned by an interval l from the detected position. Further, the area S is compared with a prescribed value to discriminate whether the logical smbolic drawing is an AND circuit or an OR circuit. Thus, the reliability of discrimination can be improved.
TSUNEKAWA TAKASHI
JPS4960652A | 1974-06-12 | |||
JPS5374843A | 1978-07-03 |
Next Patent: INSTRUCTING METHOD FOR WHEEL REPLACEMENT OF WORD PROCESSOR