To provide a memory control apparatus that can solve a problem of increase in a number of memory controller terminals when a plurality type of flash memory devices with different interface specifications are attached to the controller, and the problem of the necessity to convert a controller action mode into a static state or an inability to connect the plurality type of the memory devices, at the same time, to the controller when a signal line is simply multiplexed to avoid the increase in the number of the memory controller terminals.
Connecting terminals for a memory control apparatus are divided into a common connecting signal terminal and an individual connecting signal terminal, a signal for selecting a memory device is assigned to the terminals as an individual connecting signal, and the common connecting signal terminal is shared among memory devices.
JP2000040028 | SYSTEM FOR EXTENDING DSP PROGRAM AREA BY CPU CONTROL |
JPH0310344 | MEMORY EXTENDING SYSTEM |
NOJIRI TORU
NISHIOKA KIYOKAZU
EHAMA MASAKAZU
Next Patent: APPARATUS AND METHOD FOR CONTROLLING CACHE OF HARD DISK DEVICES