Title:
MEMORY CONTROL UNIT
Document Type and Number:
Japanese Patent JPS5318925
Kind Code:
A
Abstract:
PURPOSE: To control the occurrence of the memory element fault and thus to decrase the processing time regarding the error correction by having a writing to the same address as that where a data is read even when the writing is not required but only reading is.
Inventors:
NISHIYAMA TAKAAKI
Application Number:
JP9319276A
Publication Date:
February 21, 1978
Filing Date:
August 06, 1976
Export Citation:
Assignee:
HITACHI LTD
International Classes:
G06F11/10; G06F11/00; G06F12/16; G11C29/00; (IPC1-7): G06F11/00; G06F11/10; G11C29/00
Previous Patent: JPS5318924
Next Patent: AUXILIARY LOOP SWITCHING CIRCUIT FOR MAGNETIC BUBBLE MEMORY UNIT
Next Patent: AUXILIARY LOOP SWITCHING CIRCUIT FOR MAGNETIC BUBBLE MEMORY UNIT