Title:
レーン幅がプログラム可能なメモリハブアーキテクチャ
Document Type and Number:
Japanese Patent JP2007528077
Kind Code:
A
Abstract:
A processor-based system includes a processor coupled to a system controller through a processor bus. The system controller is used to couple at least one input device, at least one output device, and at least one data storage device to the processor. Also coupled to the processor bus is a memory hub controller coupled to a memory hub of at least one memory module having a plurality of memory devices coupled to the memory hub. The memory hub is coupled to the memory hub controller through a downstream bus and an upstream bus. The downstream bus has a width of M bits, and the upstream bus has a width of N bits. Although the sum of M and N is fixed, the individual values of M and N can be adjusted during the operation of the processor-based system to adjust the bandwidths of the downstream bus and the upstream bus.
Inventors:
Jeffrey Earl. Jobs
Thomas A. Sten Grain
Thomas A. Sten Grain
Application Number:
JP2007502867A
Publication Date:
October 04, 2007
Filing Date:
March 04, 2005
Export Citation:
Assignee:
MICRON TECHNOLOGY, INC.
International Classes:
G06F13/16; G06F12/00; G06F13/36
Domestic Patent References:
| JP2002063791A | 2002-02-28 | |||
| JP2002259327A | 2002-09-13 | |||
| JP2001154980A | 2001-06-08 | |||
| JPH0359753A | 1991-03-14 |
Foreign References:
| US20040044857A1 | 2004-03-04 |
Attorney, Agent or Firm:
Yoshikazu Tani
Kazuo Abe
Kazuo Abe