MEMORY LOOK-AHEAD SYSTEM

Title:

MEMORY LOOK-AHEAD SYSTEM

Document Type and Number:

Japanese Patent JP2003216480

Kind Code:

A

Abstract:

To provide look-ahead control with a simple structure preventing occupation of a bus by a look-ahead request to a memory.

A look-ahead managing part 100 stores requested addresses in a requested address register 101 when memory access requests are received from a processor 11, a processor 12, etc. In a look-ahead determining part 103, if a look-ahead address corresponding to the requested address and an entry storing look-ahead data exist in a look-ahead entry 102, the corresponding look-ahead data are outputted to the bus 50 from the look-ahead entry 102. If there are none, a read request is sent to the memory 104 and a next address of the requested addresses is stored in the look-ahead entry 102 as the look- ahead address. When read data with respect to the requested address are returned from the memory 104, a read request of the look-ahead address in the look-ahead entry 102 is sent to the memory 104.

More Like This:

JP3756195	Digital signal processing integrated circuit architecture
JPH05165707	MEMORY ACCESS METHOD
WO/2007/047062	STORAGE OF TRANSFORMED UNITS OF DATA IN A MEMORY SYSTEM HAVING FIXED SIZED STORAGE BLOCKS

Inventors:

KOYAMA HIROAKI

Application Number:

JP2002008730A

Publication Date:

July 31, 2003

Filing Date:

January 17, 2002

Export Citation:

Click for automatic bibliography generation Help

Assignee:

NEC CORP

International Classes:

G06F12/02; G06F12/00; (IPC1-7): G06F12/02; G06F12/00

Attorney, Agent or Firm:

Masahiko Desk (2 outside)

Previous Patent: MEMORY READ TIMING ADJUSTING CIRCUIT AND MEMORY READ TIMING ADJUSTING METHOD

Next Patent: CIRCUIT ARRANGEMENT FOR CPU MEMORY SYSTEM HAVING READY SIGNAL CONTROL AND DATA PROCESSOR HAVING CIRC...