Title:
METHOD OF ADJUSTING FIRST AND SECOND ORDER NETWORK, METHOD OF CONTROLLING DEPENDENCE OF FIRST ORDER NETWORK ON SECOND ORDER NETWORK STATUS SIGNAL, METHOD OF CONTROLLING COMBINATION OF STATE MACHINE AND ORDER NETWORK SYSTEM
Document Type and Number:
Japanese Patent JPH08256041
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To eliminate propagation difference of different combination logic clocks of upstream and downstream state machines(SM). SOLUTION: A trigger circuit 34 applies an output state to a downstream SM 12 in response to the appearance of an appropriate combination of an upstream SM output state and selected data through a trigger circuit input. The circuit 34 and the upstream SM 16 are clocked by a common signal. The signal avoids the SM 16 from changing its state before the circuit 34 generates an appropriate signal and applies a state that is estimated to a downstream SM 12. The SM 12 surely coincides with a selected upstream SM output state and takes an accurate output state.
Inventors:
RARII DEII HIYUUITSUTO
Application Number:
JP585796A
Publication Date:
October 01, 1996
Filing Date:
January 17, 1996
Export Citation:
Assignee:
ADVANCED MICRO DEVICES INC
International Classes:
H03K19/003; G06F3/16; G06F7/02; G06F9/38; G10H1/00; G10H1/12; G10H7/00; G10H7/02; H03K3/02; H03K23/68; H03M3/02; H03M7/32; (IPC1-7): H03K3/02; H03K19/003
Attorney, Agent or Firm:
Fukami Hisaro (3 outside)
Previous Patent: CAPACITANCE DEVICE AND FILTER DEVICE USING THE SAME
Next Patent: STORAGE CIRCUIT AND FLIP-FLOP CIRCUIT
Next Patent: STORAGE CIRCUIT AND FLIP-FLOP CIRCUIT