To provide the inspection method of an integrated circuit for eliminating influence due to a large subthreshold leakage current in a low-threshold voltage transistor without changing the integrated circuit, and for easily determining the presence and absence of a defective element, and to provide the inspection device of the integrated circuit.
For temperature characteristics in the subthreshold leakage current of an NMOS transistor, the leakage current can be restrained by a large amount to 96 picoamperes by decreasing room temperature to 77K, even if the transistor has a large leakage current of 3.6 microampares at a room temperature of 277K. An inspection stage 10 with cooling mechanisms utilizes the principle of a heat pipe, and comprises a refrigerant well 11, a pipe 12, a sample stage 13, and a pump 14. In this case, liquid nitrogen is used as the refrigerant, thus setting the temperature in the sample rest 13 to 77K. Also, the sample rest 13 is placed inside a vacuum chamber, thus avoiding freezing and condensation of a sample.
Next Patent: INSPECTION ANALYSIS METHOD AND SEMICONDUCTOR DEVICE