Title:
METHOD AND EQUIPMENT FOR CALCULATION OF ERROR INSPECTION CODE AND CORRECTION CODE
Document Type and Number:
Japanese Patent JPH0856165
Kind Code:
A
Abstract:
PURPOSE: To optimize a computer resources by calculating a difference between FSC through the use of a difference between a correcting field in a message and a distance expressed by the number of bits between correcting field message terminals. CONSTITUTION: Among data polynomial B(X) and n (the number of bytes) inputted to a block BK510, B(X) is inputted to the Remult operator after housing in BK515 and (n) is sent to BK520 to be divided. n0 investigates T0 525 and the result is sent as an input to the operator of BK535. n1 investigates T1 530 and the result is sent as an input to the Remult operator of BK540. The output to BK535, namely arithmetic result of inputs B(X) and T (n0 ) is sent as one input to the operator of BK540. A dFCS value as an output from the operator of BK540 is sent to BK545 and transferred through a bi-directional bus 500.
Inventors:
KUROODO GIYARAN
ERITSUKU SANJIYORUJIYU
BIKUTOORU SUPANIYORU
ERITSUKU SANJIYORUJIYU
BIKUTOORU SUPANIYORU
Application Number:
JP8061195A
Publication Date:
February 27, 1996
Filing Date:
April 05, 1995
Export Citation:
Assignee:
IBM
International Classes:
G06F11/10; H03M13/00; H03M13/09; H04L1/00; H04L7/04; H04L12/56; (IPC1-7): H03M13/00; G06F11/10; H04L1/00
Attorney, Agent or Firm:
Kiyoshi Goda (2 outside)
Next Patent: CARRIER POWER CONTROL SYSTEM FOR H3E TRANSMITTER