To form a fine wiring at a high reliability by forming wiring grooves into a layer insulation film after planarizing, burying a wiring material for forming connection holes to a lower wiring or substrate, and forming a wiring to resolve the trouble of a resist entering holes.
On a substrate 30 a layer insulation film 44 is deposited and the surface is planarized. Wiring grooves are formed, a first wiring material 50 is deposited on the wiring grooves and insulation film 44 and patterned with a connection hole resist mask 52. Patterning of connection holes 56 to a lower wiring is made by a photo etching process which bores the first material 50 forming a wiring layer and insulation film 44 together. The insulation film 44 is etched to finish the connection holes 56. A conductive material is buried in the holes 56 and then a wiring 58 and connection plugs 60 are formed by a double machining process using a CMP apparatus.
JP2000306999 | SEMICONDUCTOR DEVICE AND FABRICATION THEREOF |
WO/2000/028591 | MONOLITHIC INTEGRATED CAPACITOR |
JPH0547758 | FORMATION OF LAYER INSULATING FILM OF SEMICONDUCTOR DEVICE |