Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
METHOD FOR INSPECTING PATTERN
Document Type and Number:
Japanese Patent JPS6347944
Kind Code:
A
Abstract:

PURPOSE: To be able to shorten the required time for an inspection by providing an upper limit value in the number of patterns stored in one memory, using a plurality of memories when the number of patterns exceeds the upper limit value when storing them in the memory, and setting a tact time on the basis of the upper limit value.

CONSTITUTION: The disposing region of patterns 1 are divided in a matrix state, patterns from data base 6 for inspection are stored in a memory 7 at each division, and sequentially compared with the pattern to be inspected for the stored pattern by setting a tact time. In such a pattern inspection, the number of the patterns 1 disposed in each division is recorded in the base 6, and an upper limit value is set to the number of patterns stored in one memory 7. A plurality of memories 7 are used to store the patterns for divisions (ij)n+1 exceeding the upper limit value in the number of patterns indicated from he base 7. A tact time is set on the basis of the upper limit value, the corresponding number of tacts is set to the same number as that of the memories used to store the patterns of the divisions in each division.


Inventors:
MATSUI SHOGO
KOBAYASHI KENICHI
Application Number:
JP19243386A
Publication Date:
February 29, 1988
Filing Date:
August 18, 1986
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G01N21/88; G01N21/93; G01N21/956; G03F1/84; H01L21/027; H01L21/30; H01L21/66; (IPC1-7): G01N21/88; H01L21/30; H01L21/66
Attorney, Agent or Firm:
Sadaichi Igita