Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
METHOD FOR REALIZING ERASABLE COMMAND ON COMPUTER
Document Type and Number:
Japanese Patent JPH04266125
Kind Code:
A
Abstract:

PURPOSE: To facilitate the operation by erasing a command, which has brought about an exception trap and starting executing of a program at the time of the occurrence of the exception trap if this command is preliminarily defined as erasable.

CONSTITUTION: When an exception trap is generated, a computer examines stored data and commands. The computer judges whether the instruction as the cause of this exception is designated as erasable or not; and if it is an erasable command, the control is transferred to the next instruction which should be executed in the absence of the exception, and execution is started. Erasability is determined by code and information stored in a specific position including the address of the instruction or other information preliminarily defined by execution of the program.


Inventors:
DARIRU KEI ODONAATO
MAIKURU JIEI MAAHAN
DEIRU SHII MORISU
JIEROOMU SHII HATSUKU
RABII BII RII
SUTEIIBUN JII BAAGAA
UIRIAMU AARU BURITSUGU
BUIBUEKU ESU PENDOHAAKAA
Application Number:
JP28626191A
Publication Date:
September 22, 1992
Filing Date:
October 31, 1991
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HEWLETT PACKARD CO
International Classes:
G06F9/30; G06F9/38; (IPC1-7): G06F9/30
Attorney, Agent or Firm:
Kaoru Furuya (2 outside)