To efficiently perform a logic check without executing useless processing concerning a conditional expression including comparative operation with a multibit variable as an object.
The comparatively operated result of multibits is defined as a logic variable, the logic variable is defined as external input and the entire logic function is converted to the internal structure of a network form. In that case, comparative operation information expressed therewith is correspondently held. Next, the relation of the logic variable is analyzed while using the comparative operation information and the network is corrected so as to be reflected therewith. Namely, the comparative operation information is grouped, the input space of operation in each group is divided into exclusive areas and the network is corrected so as to express the comparative operation while using the exclusive areas. Ordinary logic function processing is performed to the corrected network and the logic relation is checked.
Next Patent: CHIP SIZE PREDICTING METHOD