Title:
MICROCOMPUTER WITH BUILT-IN FUZZY ARITHMETIC CIRCUIT
Document Type and Number:
Japanese Patent JPH04262475
Kind Code:
A
Abstract:
PURPOSE: To make conventional development support device and program procedure available with a simple configuration without changing the conventional function for conventional CPU core.
CONSTITUTION: Fuzzy processing end flag F is installed in special purpose microcomputer exclusive register group 10 of CPU core section 1, and a fuzzy arithmetic processing end signal line 24 at a fuzzy section is connected to the fuzzy arithmetic processing end flag F so that the flag can be set when fuzzy arithmetic processing terminates.
Inventors:
TAJIMA TOSHIHIRO
Application Number:
JP2230091A
Publication Date:
September 17, 1992
Filing Date:
February 15, 1991
Export Citation:
Assignee:
OMRON TATEISI ELECTRONICS CO
International Classes:
G05B13/02; G06F9/38; G06F9/44; G06F15/16; G06F15/78; G06N7/02; (IPC1-7): G05B13/02; G06F9/44; G06F15/16; G06F15/78
Attorney, Agent or Firm:
Hisao Komori
Previous Patent: 結紮装置
Next Patent: PROM WRITE MODE SETTING CIRCUIT FOR MICROCOMPUTER WITH BUILT-IN FROM
Next Patent: PROM WRITE MODE SETTING CIRCUIT FOR MICROCOMPUTER WITH BUILT-IN FROM