Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MICROPROGRAM DEBUG DEVICE
Document Type and Number:
Japanese Patent JPS62264341
Kind Code:
A
Abstract:

PURPOSE: To intentionally produce an interruption and to carry out the program debug with high efficiency by using a debug mode setting means and an execution mode setting means which inputs the interruption generation request signal.

CONSTITUTION: When a single instruction is debugged, a set signal 11 is previously inputted to a mode setting means 2 from a decoding circuit 1. Under such a set state an interruption generation request signal contained in a microprogram is inputted to an AND gate 31 to open this gate 31. Then a debug execution indicating means 4 which uses the output of the gate 31 as its set input is set and an interruption is detected by a shift control circuit 52. While an interruption head address generating circuit 51 produces a head address and the circuit 52 proceeds to the interruption processing. The means 2 is reset when the interruption processing is through and therefore the original instruction can be restarted.


Inventors:
FUKUDA MASAHARU
Application Number:
JP10762486A
Publication Date:
November 17, 1987
Filing Date:
May 13, 1986
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
TOSHIBA CORP
International Classes:
G06F11/28; G06F9/22; G06F9/46; G06F9/48; (IPC1-7): G06F9/22; G06F9/46; G06F11/28
Attorney, Agent or Firm:
Norio Ogo (1 outside)



 
Previous Patent: DEBUG DEVICE

Next Patent: MEASURING EQUIPMENT FOR COMPUTER LOAD