To make a mounting area small and to reduce total thickness even when a plurality of semiconductor structures called CSP (Chip Size Package) are mounted on a circuit board.
A first semiconductor structure 11a is embedded faceup in a recessed portion 2 formed on a top-surface side of a circuit board 1, and second and third semiconductor structures 11b and 11c are mounted facedown above the first semiconductor structure 11a and circuit board 1. Consequently, the first semiconductor structure 11a, and second and third semiconductor structures 11b and 11c overlap with each other partially to reduce the mounting area. Further, the first semiconductor structure 11a is embedded in the recessed portion 2 of the circuit board 1, so that the total thickness can be reduced.
JP2006108150A | 2006-04-20 | |||
JP2008187049A | 2008-08-14 | |||
JP2007088313A | 2007-04-05 | |||
JPH07263620A | 1995-10-13 |
Next Patent: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, AND HEAT TREATMENT APPARATUS