Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MULTI-MASTER PROCESSOR DEVICE
Document Type and Number:
Japanese Patent JPH0233649
Kind Code:
A
Abstract:

PURPOSE: To perform the communication of data between a processor having the master right and 2 or more slave processors with addition of a small quantity of hardware by mapping a memory of a certain slave processor selected by a master processor into a fixed area of a system memory space as a shared memory.

CONSTITUTION: In seems that both a local memory 12 and a shared memory 13 are mapped by a CPU 11 of a processor unit 17. Then another processor unit has the master right and has an access to the memory 13 via an external system bus 18. In this case, the unit 17 checks a shared memory ownership flag 19 and writes the acquisition of the ownership into the flag 19 as long as any processor has no ownership. Thus the master right is owned by the unit 17. Then the serial number of the unit 17 having the memory 13 to receive an access is written into a processor selector register contained in a processor selector 14.


Inventors:
ABE SHIGEHARU
Application Number:
JP18491988A
Publication Date:
February 02, 1990
Filing Date:
July 25, 1988
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
G06F15/16; G06F15/167; G06F15/177; (IPC1-7): G06F15/16
Attorney, Agent or Firm:
Shigetaka Awano (1 person outside)