To provide a multilayer capacitor having a high capacitance per unit mounting area as a decoupling capacitor being disposed on the periphery of an LSI operating at high speed and compensating for voltage drop when the load on the LSI is varied.
In the multilayer capacitor where dielectric and inner electrode are laid alternately in layers in order to reduce self inductance, a plurality of terminal electrodes for external connection are provided, respectively, on two bottom faces while being arranged two-dimensionally. The inner electrode is provided alternately with a layer connected electrically with the power supply of the LSI and a layer being connected electrically with the ground of the LSI and arranged with terminal electrodes connected, through via electrodes, with the inner electrodes connected electrically with the power supply of the LSI and terminal electrodes connected, through via electrodes, with the inner electrodes connected electrically with the ground of the LSI.
YAMAZAKI TAKAO
NAKASE KOICHIRO
Next Patent: SEPARATOR FOR ELECTRONIC DOUBLE-LAYER CAPACITOR