BALANCED TREE CLOCK DISTRIBUTION NETWORK FOR INTEGRATED CIRCUIT AND MANUFACTURE THEREFOR

Japanese Patent JP2516864

B2

PURPOSE: To eliminate clock skew and to accelerate a transmission speed to respective sub blocks by providing the respective branches of a clock line with the same resistance value and forming a jumper at a part in the same distance along the respective branches of the clock line.
CONSTITUTION: A metal path 12 is formed in the only one layer of some metal conductor layers stuck on an integrated circuit 10 and separated from the adjacent respective layers by an insulation layer. The metal path 12 transmits clock signals to the plural sub blocks of a circuit element and connection to the respective sub blocks is performed at points 14. The distance from a driver 16 for supplying the clock signals to the connection points 14 to the sub blocks of the circuit element are all the same. Since the lengths of respective routes from the driver 16 to the connection points 14 are equal, when the thickness and width of respective route parts 19, 20 and 21 are equal, the resistance values of the respective routes from the driver 16 to the connection points 14 are equal when all the equal route parts are manufactured by materials provided with the same specific resistance.

JP3686265	INTERNAL CLOCK GENERATING CIRCUIT
JP2004334468	CLOCK SKEW CONTROL DESIGN MEANS AND DEVICE
JP2002108494	CIRCUIT AND METHOD FOR SYNCHRONIZING CLOCK

SUTEFUAN RUSU

JP7560792A

July 24, 1996

February 27, 1992

Click for automatic bibliography generation  

SUN MICROSYSTEMS INC

G06F1/10; (IPC1-7): G06F1/10

Masaki Yamakawa

Previous Patent: 面付電気錠のストライク

Next Patent: DOOR OPENING AND CLOSING MECHANISM IN MACHINE ROOM FOR FOOD STORAGE OR THE LIKE