Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
TIME SLOT SIGNAL PHASE ALLIGNER DEVICE
Document Type and Number:
Japanese Patent JPH0723014
Kind Code:
A
Abstract:

PURPOSE: To realize the time slot signal phase aligner device which can absorb a frame phase difference between all channels (time slot units), at the time of data multiplex communication, and dispenses with giving control information between each device for executing a communication.

CONSTITUTION: A frame synchronizing code is inserted periodically into all time slots of transmitting data in which plural data are multiplexed by a frame/ multi-frame synchronizing code inserting part 11, and also, a multi-frame synchronizing code for specifying the time slot of the frame synchronizing code is inserted into a specific time slot, and from in the time slot of received data containing these synthronizing codes, the multi-frame synchronizing code is detected from a multi-frame synchronization detecting part 19. In a frame detecting part 20, a frame phase of all time slots is detected, based on this multi-frame synchronizing code, and the frame alignment of the received data is executed.


Inventors:
TAKEMOTO MITSUHIRO
Application Number:
JP24775993A
Publication Date:
January 24, 1995
Filing Date:
October 04, 1993
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MITSUBISHI ELECTRIC CORP
International Classes:
H04J3/06; H04L7/08; (IPC1-7): H04J3/06; H04L7/08
Attorney, Agent or Firm:
Toshihiko Kanayama (2 outside)



 
Next Patent: DESTUFF CIRCUIT