PURPOSE: To enable write/erase at high speed with low voltage by a method wherein the first and second Si nitride films are arranged on an Si substrate or the first Si region, and an Si oxide film on the upper layer of the second Si nitride film into a structure of three-layer insulation films.
CONSTITUTION: At least part of an insulation structural region 10 under a conductive electrode 7 is put in the structure of three-layer insulation films, from the surface 1 of the first Si region 1, in the order of the first Si oxide-nitride films or Si nitride film 31 produced by direct nitriding the second Si nitride film 32 produced by CVD, and an Si oxide film 8 produced by thermal oxidation. Since the memory characteristic is determined by trapping in the neighborhood of the interface between the oxide film 8 on the nitride film 32 and the film 32, the speed-up and reduction in voltage of write/erase not possessed by the conventional MNOS element, and the lamination of the region 10 can be realized by the method as above.
SUZUKI HIDEKAZU
Next Patent: ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY