Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
OFF-SET FLUCTUATION PREVENTING CIRCUIT
Document Type and Number:
Japanese Patent JPH01212111
Kind Code:
A
Abstract:

PURPOSE: To reduce energy consumption due to battery saving by closing an analog switch and short-circuiting the output terminal and inverting input terminal of an operational amplifier when it is detected by a clock detector that a driving clock is interrupted.

CONSTITUTION: An analog switch 18 and a clock detector 19 are added. Namely, the presence and absence of a driving clock 1 or 2 of a switched capacitor is decided by the clock detector 19 and when there is no driving clock, the analog switch 18 is closed. Accordingly, for an operational amplifier 15, there is no difference in the bias of a differential pair transistor and the increase of an output off-set due to the unbalanced fluctuation of a transistor threshold VT is not generated. Thus, even when a power source is added to an LSI, the driving clock can be stopped.


Inventors:
ICHIHARA MASAKI
Application Number:
JP3684288A
Publication Date:
August 25, 1989
Filing Date:
February 19, 1988
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
G06G7/186; G11C27/02; H03H19/00; (IPC1-7): G06G7/186; H03H19/00
Attorney, Agent or Firm:
Uchihara Shin



 
Previous Patent: PROGRAMMABLE CIRCUIT

Next Patent: INPUT NOISE REMOVING CIRCUIT