Title:
OPTICAL LAYER
Document Type and Number:
Japanese Patent JP2018109743
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To provide an optical layer that is excellent in infrared transmission characteristic, visible light shielding characteristic, and weather resistance.SOLUTION: An optical layer 10 of the present invention is an optical layer used as a cover member that covers an infrared receiving part in an infrared radar that is mounted on a movable body, and comprises a first layer containing: aromatic polycarbonate that transmits visible light and has aromatic rings in its principal chain; a light absorber that is contained in the aromatic polycarbonate and comprises at least one of a first light absorber that absorbs light with a wavelength of 300 nm or more and 550 nm or less, a second light absorber that absorbs light with a wavelength of 450 nm or more and 800 nm or less, and a third light absorber that absorbs light with a wavelength of 400 nm or more and 800 nm or less; and a fourth light absorber that absorbs light with a wavelength of 100 nm or more and 400 nm or less.SELECTED DRAWING: Figure 1
Inventors:
FUNAKOSHI YUICHIRO
YAMAMOTO KATSUHIRO
YAMAMOTO KATSUHIRO
Application Number:
JP2017223184A
Publication Date:
July 12, 2018
Filing Date:
November 20, 2017
Export Citation:
Assignee:
SUMITOMO BAKELITE CO
International Classes:
G02B5/22; B60R21/00; G03B11/00
Domestic Patent References:
JP2010002704A | 2010-01-07 | |||
JP2014063144A | 2014-04-10 | |||
JP2016184172A | 2016-10-20 | |||
JP2009163197A | 2009-07-23 | |||
JP2014021131A | 2014-02-03 | |||
JP2004198617A | 2004-07-15 | |||
JP2015184666A | 2015-10-22 | |||
JP2008009238A | 2008-01-17 |
Foreign References:
WO2016186050A1 | 2016-11-24 | |||
WO2015056734A1 | 2015-04-23 | |||
WO2013168565A1 | 2013-11-14 | |||
WO2006118277A1 | 2006-11-09 |
Attorney, Agent or Firm:
Tatsuya Masuda
Kazuo Asahi
Kazuo Asahi
Previous Patent: Optical Sex layer
Next Patent: A method and a device for manufacturing an IC chip by Tilt patterning
Next Patent: A method and a device for manufacturing an IC chip by Tilt patterning