To provide an oscillation circuit capable of reducing power consumption when operated.
This oscillation circuit is provided with a crystal resonator 1, 1st and 2nd ends 8a and 8b provided at the both sides of the resonator 1, a 1st capacitance 3a where one end is connected to the edge 8a and the other end is connected to the ground, a 2nd capacitance 3b where one end is connected to the end 8b and the other end is connected to the ground, a feedback circuit B including an inverter circuit 6 and a feedback resistance 7 which are provided between the 1st and 2nd ends and are parallelly connected to each other and a current adjusting part C consisting of a resistance 11 and a switch 12 which are provided in the part B and are parallelly connected to each other.
Next Patent: METHOD AND DEVICE FOR CALIBRATED FREQUENCY MODULATION PHASE LOCKED LOOP