PURPOSE: To enable to form a system that includes various kinds of integrated circuits such as TTL, CMOS and single-channel MOS by using a depression-type MOS element for one side of a single-channel MOS type output circuit.
CONSTITUTION: When the input Vin is at one level, the enhancement-type MOS transistor T6 of N channel type is turned on. At the same time, the depression-type MOS transistor T5 of N channel type is turned on faintly since the signal obtained by inverting the input Vin via an inverter 15 is supplied to the gate of the transistor T5. Thus the O-level value is obtained at the output Vout. On the other hand, the transistor T6 is turned off when the input Vin is at zero level. At the same time, the gate voltage of the transistor T5 is 1 and accordingly the transistor T5 is turned on strongly. As a result, the value up to the power supply voltage VDD can be fully obtained for the output Vout.
AOKI KAZUHIDE
SHINDOU SHIYOUJI
MAEDA HIROYUKI
| JPS5056142A | 1975-05-16 | |||
| JPS53102660A | 1978-09-07 |
Next Patent: ELIMINATOR FOR NORMALLY INDUCED VOLTAGE OF COMMUNICATION CIRCUIT